

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/725,699	12/01/2003	Francois X. Prinz	24317/82501 2551		
	590 04/12/2001 IN BROWN & WOOI	EXAMINER			
555 CALIFORN		BEHM, HARRY RAYMOND			
SUITE 2000 SAN FRANCIS	CO, CA 94104-1715		ART UNIT	PAPER NUMBER	
	,	2838			
SHORTENED STATUTORY	PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE		
3 MONTHS 04/12/2007			PAPER		

ļ

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

		Application No.	Applicant(s)				
Office Action Comments		10/725,699	PRINZ ET AL.				
Office Action Sum	imary	Examiner	Art Unit				
		Harry Behm	2838				
- The MAILING DATE of thi Period for Reply	s communication ap	ppears on the cover sheet with th	e correspondence address				
A SHORTENED STATUTORY F WHICHEVER IS LONGER, FRO Extensions of time may be available under after SIX (6) MONTHS from the mailing da If NO period for reply is specified above, th Failure to reply within the set or extended p Any reply received by the Office later than earned patent term adjustment. See 37 Ct	DM THE MAILING I the provisions of 37 CFR 1 te of this communication. e maximum statutory period period for reply will, by statu three months after the maili	DATE OF THIS COMMUNICATI .136(a). In no event, however, may a reply be	ION. e timely filed rom the mailing date of this communication. DNED (35 U.S.C. § 133).				
Status			•				
1) Responsive to communication	ation(s) filed on <u>05</u>	<u> March 2007</u> .					
2a) This action is FINAL.	This action is <b>FINAL</b> . 2b)⊠ This action is non-final.						
<i>,</i> —	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with	the practice under	Ex parte Quayle, 1935 C.D. 11,	, 453 O.G. 213.				
Disposition of Claims							
4) Claim(s) 2,3,7,15 and 17-	21 is/are pending ir	the application.					
4a) Of the above claim(s)	4a) Of the above claim(s) <u>15</u> is/are withdrawn from consideration.						
5) Claim(s) is/are allo	wed.						
6)⊠ Claim(s) <u>2,3,7 and 17-21</u>							
7) Claim(s) is/are objection							
8) Claim(s) are subject	ct to restriction and/	or election requirement.	•				
Application Papers							
9) The specification is objected to by the Examiner.							
10) $oxtimes$ The drawing(s) filed on $29$							
		e drawing(s) be held in abeyance.					
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11) The oath or declaration is	objected to by the E	Examiner. Note the attached Off	ice Action or form PTO-152.				
Priority under 35 U.S.C. § 119							
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> </ul>							
<del>-</del>			cation No				
<ul><li>2. Certified copies of the priority documents have been received in Application No</li><li>3. Copies of the certified copies of the priority documents have been received in this National Stage</li></ul>							
-		au (PCT Rule 17.2(a)).	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				
* See the attached detailed Office action for a list of the certified copies not received.							
			,				
	•						
Attachment(s)							
1) Notice of References Cited (PTO-892)  4) Interview Summary (PTO-413)							
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date.  5) Notice of Informal Patent Application							
Paper No(s)/Mail Date	10/06/00)	6) Other:					
I.S. Patent and Trademark Office							

Art Unit: 2838

#### **DETAILED ACTION**

#### **Drawings**

The drawings received on 9/26/06 are accepted.

### Response to Arguments

Applicant's arguments with respect to claims 5-6, 8-14 and 16 have been considered but are most in view of the new ground(s) of rejection.

### Claim Objections

Claim 2 is objected to because of the following informalities: it is unclear whether "a plurality of entries" refers to multiple words in the counter or refers to multiple bits in the counter. For the purpose of examination, the claim language shall be interpreted as meaning multiple bits. Also with respect to claim 2, it is unclear whether "affecting the input of entries" indicates more limitations than altering the counter value. Appropriate clarification is required.

## Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claim 2 is rejected under 35 U.S.C. 102(b) as being anticipated by Corsi (US 5,912,551).

A digital control system for controlling a switch (Fig. 1 10) of a voltage converter, comprising:

Art Unit: 2838

a duty cycle generator (Fig. 1 22 and Fig. 2 46,44) that provides a duty cycle [on/off time to gate of power switch] for the switch (Fig. 1 10);

a digital counter [Fig. 1 20 is depicted as a counter, but only flip flops 40 and 42 in Fig. 2 create the counter] that stores a plurality of entries [two bit counter shown], wherein each entry (Fig. 2 Q1z,Q2) can be input [input to 46] to the duty cycle generator (Fig. 1-2 46,44,22) for modifying the duty cycle [gate signal on/off time] in response to a varying load [change in load causes Vout to deviate from Vref, which changes the count];

a first comparator (Fig. 1 28) that compares an output voltage (Fig. 1 Vout) to a reference voltage (Fig. 1 Vref); and

an algorithm generator (Fig. 1) producing an algorithm that determines the rate of change [duty cycle changed at rate in response to load] of for modifying the duty cycle;

wherein if the first comparator (Fig. 1 28) detects that the output voltage is higher than the reference voltage, the algorithm generator [signal Vcom] affecting the input of entries from the digital counter [counter reset] into the duty cycle generator, thereby adjusting the rate of change for modifying the duty cycle of the switch [switching prevented].

Claims 2-3, 7 and 17-21 are rejected under 35 U.S.C. 102(b) as being anticipated by Sellers (US 5,189,601).

A digital control system for controlling a switch (Fig. 1 S2) of a voltage converter, comprising:

Art Unit: 2838

a duty cycle generator (Fig. 1 22 and Fig. 2 46,44) that provides a duty cycle [on/off time to gate of power switch] for the switch (Fig. 1 S2);

a digital counter (Fig. 4 51) that stores a plurality of entries [8 bit counter shown], wherein each entry (bit) can be input [input to 46] to the duty cycle generator (Fig. 4 5252-57) for modifying the duty cycle [gate signal on/off time] in response to a varying load [change in load causes current to change, which changes the count];

a first comparator (Fig. 4 33') that compares an output voltage (Fig. 4 Vs is output voltage from rectifier 25' and senses current Is) to a reference voltage (Fig. 4 +V voltage divided); and

an algorithm generator (Fig. 1 21) producing an algorithm that determines the rate of change [duty cycle changed at rate in response to load] of for modifying the duty cycle;

wherein if the first comparator (Fig. 4 33') detects that the output voltage (Fig. 4 Vs) is higher than the reference voltage (Fig. 4 voltage divided +V), the algorithm generator (Fig. 4 reset input to 51) affecting the input of entries from the digital counter (Fig. 4 51) into the duty cycle generator, thereby adjusting the rate of change for modifying the duty cycle of the switch [counts].

With respect to Claim 3, Sellers discloses the system of claim 2 further comprising a second comparator (Fig. 4 27').

With respect to Claim 7, Sellers discloses method for producing a desired output voltage (Fig. 4 Vs) comprising:

Art Unit: 2838

storing in memory (Fig. 4 51), an indication of a duty cycle [on/off time of power switch] needed for a varying load (Fig. 1 Rld); monitoring the load (Fig. 1 Is charging current);

altering the duty cycle (Fig. 1 23)) at a first frequency (Fig. 1 S1 inactive when Vs > ref) to produce the desired output voltage [Vs tracks ref] based upon the indication; and

if a change in the load is detected (Fig. 4 27'), changing the frequency (Fig. initiate switching) of alteration of the duty cycle;

wherein if the load increases [requires additional charging current], the frequency of alteration is increased [begin switching], thereby minimizing a dip in the output voltage [increase charging current to increase output voltage to load].

With respect to Claim 17, Duffy discloses the method of claim 7 wherein monitoring the load (Fig. 1 Is) comprises usage of two (Fig. 44 27'33') or more comparators.

With respect to Claim 18, Duffy discloses the method of claim 17 wherein the two (Fig. 4 27',33') or more comparators each have a different reference (Fig. 4 Vref and second reference voltage divided +V).

With respect to Claims 19-21, Duffy discloses a voltage converter. See claims 7 and 17-18 for item matching.

Claims 7 and 17-21 are rejected under 35 U.S.C. 102(b) as being anticipated by Brooks (US 6,356,063).

Art Unit: 2838

With respect to Claim 7, Brooks discloses method for producing a desired output voltage (Fig. 3 Vref) comprising:

storing in memory (Fig. 8 D1-Dn), an indication [command indicates duty cycle since the duty cycle must approach the command in steady state] of a duty cycle [on/off time of power switch] needed for a varying load; monitoring the load (Fig. 3 V-out feedback);

altering the duty cycle (Fig. 3 VPH) at a first frequency (Fig. 3 PWM alters duty cycle at first frequency in response to error signal Vc) to produce the desired output voltage [output voltage tracks command] based upon the indication; and

if a change in the load is detected (Fig. 3 300 detects output voltage exceeds window), changing the frequency (Fig. 3 INJ modifies Vc changing the frequency) of alteration of the duty cycle;

wherein if the load increases [increasing load causes decreasing output voltage], the frequency of alteration is increased [increasing load detected at comparator Fig. 6 604], thereby minimizing a dip in the output voltage [comparator 604 forces power switch active, see Fig. 9C].

With respect to Claim 17, Brooks discloses the method of claim 7 wherein monitoring the load (Fig. 6 V-OUT feedback) comprises usage of two (Fig. 6 602,604) or more comparators.

With respect to Claim 18, Brooks discloses the method of claim 17 wherein the two (Fig. 6 602,604) or more comparators each have a different reference (Fig. 6 output

Art Unit: 2838

of buffer amplifier 600 and different reference of voltage divided difference between buffer and comparator 604 output).

With respect to Claims 19-21, Brooks discloses a voltage converter. See claims 7 and 17-18 for item matching.

Claims 7 and 17-21 are rejected under 35 U.S.C. 102(b) as being anticipated by Duffy (US 2002/0171985).

With respect to Claim 7, Duffy discloses method for producing a desired output voltage (Fig. 12 Vo) comprising:

storing in memory (Fig. 8 730), an indication [error voltage used to generate duty cycle] of a duty cycle [on/off time of power switch] needed for a varying load (Fig. 6 530); monitoring the load (Fig. 6 VSENP, VSENN, ATRHC, ATRLC);

altering the duty cycle (on/off switching of power switches) at a first frequency (Fig. 14 initial frequency in which transient support (Fig. 6 540) is not used) to produce the desired output voltage (Fig. 6 572) based upon the indication; and

if a change in the load is detected (Fig. 9 910 comparator detect outside of window), changing the frequency (Fig. 14 period extended after load changes at 1450) of alteration of the duty cycle;

wherein if the load increases (Fig. 14 1450), the frequency of alteration is increased (Fig. 6 540 quickly activates switches), thereby minimizing a dip in the output voltage [increased output current minimized output voltage drop].

Art Unit: 2838

With respect to Claim 17, Duffy discloses the method of claim 7 wherein monitoring the load (Fig. 6 530) comprises usage of two (Fig. 9 910) or more comparators.

With respect to Claim 18, Brooks discloses the method of claim 17 wherein the two (Fig. 6 602,604) or more comparators each have a different reference (Fig. 6 Vref+ $\Delta$ b1,Vref- $\Delta$ b1).

With respect to Claims 19-21, Duffy discloses a voltage converter. See claims 7 and 17-18 for item matching.

### Allowable Subject Matter

The indicated allowability of claim 2 is withdrawn in view of the newly discovered reference(s) to Corsi (US 5,912,551) or Sellers (US 5,189,601). The indicated allowability of claim 7 is withdrawn in view of the Brooks (US 6,356,063) or Duffy (US 2002/0171985).

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Harry Behm whose telephone number is 571-272-8929. The examiner can normally be reached on Business EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Karl Easthom can be reached on 571-2721989. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

KARL EASTHOM SUPERVISORY PATENT EXAMINER